Abstract. Time delay generally represents the transport delay in a real process. It may deteriorate significantly the properties (stability and transient performance) of a closed-loop control process. But uncertainty in the knowledge of the time delay may cause instability and influences the robustness of the control. Control algorithms are generally very sensitive to delay mismatch. In this paper the robust design of the YOULA parameterized controller is investigated considering delay mismatch. Stability region is given providing design method to ensure stability and the required performance.
Introduction
Identification, control even adaptive algorithms usually assume the apriori knowledge of the process time-delay. This knowledge is sometimes very uncertain and the mismatch coming from a lack of precision in mathematical modeling of the plant and/or changes in the plant parameters with time can result instability. It would be desirable to know how the time-delay mismatch influences the basic robustness and performance behaviors of the closed-loop control.
Some controller design methodologies, mostly for discrete-time systems, include the time-delay of the plant also into the parameters [1, 2] . Unfortunately relatively few papers (e.g., [3] [4] [5] [6] ) can be found dealing with the influence of the accuracy of the apriori knowledge or estimate of the timedelay, which is sometimes called the time-delay mismatch problem. Our paper investigates the influence of the time-delay uncertainty on the robust stability and performance.
The framework how this issue will be discussed is the generic two-degree of freedom (GTDOF) system topology [7] which is based on the YOULA-parameterization [8] providing all realizable stabilizing regulators (ARS) for open-loop stable plants and capable to handle the plant time-delay. The advantage of this approach is that it is easy to calculate the "best" reachable optimal regulator depending on the applied H 2 and/or H ∞ norms as criteria. The drawback is that this methodology can be applied only for open-loop stable plants.
A GTDOF control system is shown in Fig. 1 , where y r , u, y and w are the reference, process input, output and disturbance signals, respectively. The optimal ARS regulator of the GTDOF scheme [9] is given by
where
(2) is the associated optimal Y-parameter [10] furthermore
assuming that the process is factorable as
where S + means the inverse stable (IS) and S − the inverse unstable (IU) factors, respectively. z −d corresponds to the discrete time-delay, where d is the integer multiple of the sampling time. Here P r and P w are assumed stable and proper transfer functions (reference models). An interesting result was [11] that the optimization of the GTDOF scheme can be performed in H 2 and H ∞ norm spaces by the proper selection of the serial G r and G w embedded filters. 
Robust Stability Conditions for GTDOF Control Systems
Be M the model of the process. Assume that the process and its model are factorizable as 
and the relative model errors
It is easy to show that the characteristic equation using the ARS regulator is (
parameter is applied, i.e., if someone tries to cancel both factors. This means that the zeros of the IU factor will appear in the characteristic equation and cause instability. This is why these zeros (and the time delay itself) are called invariant uncancelable factors. Introducing the model based, nominal complementary sensitivity function
the well known robust stability condition Ẑ l ∞ < 1 for the ARS regulator gives Q Ml
Thus the robust stability strongly depends on the model M and how the model-based Yparameter Q is selected.
Consider the practical form of the optimal regulator (using M in Eq.1) of the GTDOF system based on the available model M of the process
is the nominal Y-parameter depending on the model of the plant, which gives back Eq.2 as
The dependence on the inverse stable part is direct and visible, however, G w generally depends on the inverse unstable part. We can now state that R is also an ARS controller (but do not forget that only for the model M and not for the true process S ). Analyze the basic robust stability condition Eq.10 obtained for ARS regulators in case of the generic scheme, where the optimal regulator is given by Eq.10 and Q = P w G w M + −1 from Eq.11.
We get
where G w M − = 1 can be ensured for a monic M − by the optimization of G w , furthermore
Because the right hand side of this inequality depends only on P w , which is the reference model for the regulatory property of the GTDOF system, this means that this is a special controller structure, where the performance of the closed-loop is directly influenced by the robustness limit (via the selected P w ).
Computation of the Relative Model Error
Let us compute the relative model error for an IS plant, where the model uncertainty comes only from a time-delay mismatch. The delay-free term is assumed to be known exactly, so M − = 1 and M + = S + . In this case
Assume an equivalent continuous time plant with time-delay τ and a model with time-delay τ m . The analogous equivalence means = l τ = e − ∆τs − 1 (16) where ∆τ = τ − τ m . The robust stability condition Eq.14 for the continuous time case is now
For the sake of simplicity assume a first order reference model now
which means an 1 T w bandwidth design goal for the resulting closed-loop. Using the first order reference model Eq.18 the inequality to be solved for ∆τ is
which has the solution as a robust stability (RS) condition
This inequality is one of our major result. The solution of the inequality Eq.19 can be easily followed on Fig. 2 .
It is interesting to mention that using the first order TAYLOR expansion of the exponential term one can get a good approximation of Eq.19 and a sufficient but not necessary condition for small deviations
The interpretation of Eq.20 and Eq.21 is very simple: for small T w , which means high closedloop performance, the model time delay τ m must be close to the true delay τ . So it is obtained that the admissible time-delay mismatch is limited by the inverse of the performance. It could be furthermore very interesting how this limit influences the robustness of the loop, see the next section.
There is a simple, however, a somewhat virtual way to increase the robust stability limit Eq.20 by a higher order cutting filter form of the reference model
Following the same procedure how Eq.20 was obtained from Eq.19, a more general RS form can be derived
where the increasing coefficient a n ( ) is plotted in Fig. 3 . 
Performance, Robustness and Time-Delay Mismatch
Detailed investigation of the above mentioned limiting behavior needs further numerical computations. Simple calculations give that the sensitivity function of the GTDOF system with IS plant, having time-delay mismatch for the discrete-time case is (assuming G w = 1 )
and the continuous time equivalent follows as
For P w given by Eq.18 the sensitivity function Eq.25 becomes
The well-known NYQUIST stability margin (the simplest robustness measure) is defined by As a result Fig. 4 shows the function ρ min T w τ ( ) for τ m = 0.5τ,τ, 2τ . For the ideal τ m = τ (no mismatch) case ρ min depends only on our design goal ( T w ) and on the plant time-delay ( τ ), more exactly on their relative value T w τ . The best robustness measure is ρ min 0 ( )= 0.5 for cases when the reference model P w requires a very fast transient response from the time-delay process and the measure is ρ min ∞ ( )= 1, if τ is negligible comparing to the time lag of P w . It can be well seen that either under-or over-estimation of the time-delay causes considerable decrease of the robustness. Virtually ρ min is more sensitive for over-estimation. (The left ends of the plots correspond to the robust stability limit.) While the no mismatch case provides an all stabilizing property for any performance requirement, in case of a non zero time-delay mismatch one can always expect the violation of the robustness stability limit for higher performance design.
It may be more reasonable to plot the function ρ min τ m τ ( ) parametrized by T w τ as Fig. 5 shows (our second major result). One can see how the robustness is extremely sensitive for high performance requirement, when T w τ is small and how this sensitivity decreases when T w τ is large for low performance design. It is also interesting to observe, that for small mismatch the overestimation of the delay gives higher ρ min , however, for large mismatch ρ min is somewhat more sensitive, as it is shown in Fig. 5 . In a relatively wide range of T w τ , the over-estimation of the time-delay by τ * τ improves (i.e.
increases) the ρ min to ρ min * according to the maxima of the curves observable in Fig. 5 . The overestimation is less than 25% and the improvement is marginal, less than 5% as Fig. 6 shows.
If we assume that the time-delay mismatch is less than 20% in a practical case, the robustness degradation is always less than 10% for T w τ ≥ 0.5 , which can be well seen in Fig. 6 . So if we want to speed up the open-loop process to a time constant, which is considerably less than the delay, then it can only be done using a quite accurate knowledge of the time-delay. Contrary, if someone can expect a considerable variation in the time delay then only a less demanding (slower) design is more reliable and robust.
The above results strengthen the conservative practical design experience that the time-delay is practically equivalent to an IU zero, i.e. invariant.
It is interesting to summarize the complex relationship between performance, robustness and time-delay uncertainty and indicate an acceptable area as Fig. 7 shows. 
For the YOULA parameterized design separate the transfer function to invertible and noninvertible parts. The non-invertible part of the process is the dead time. The inverse of the invertible part, which is equal to its model:
Let us choose now the disturbance filter as P w = 1 1 + 5s ( ) 3 and the reference filter as
( ) 3 . P w has to be of the same or higher order than P r . The YOULA parameter then is
In the choice of P w the condition of robustness, T w τ ≥ 0.5 discussed above was taken into consideration.
It is expected, that from relationship
acceptable behavior will be reached within mismatch 6 < τ m < 14 Figure 8 shows the step response and the disturbance rejection of the control system when there is no mismatch between the time delay of the system and its model and in the mismatched cases when the time delay of the model is 6 sec and 14 sec, respectively. A step disturbance of amplitude 0.5 acts at time point 150 sec. It is seen that the control system is robust for these uncertainties in the time delay.
Further simulations show that with this disturbance filter the control system tolerates even much bigger uncertainties in the time delay. The continuous plant is given by the transfer function S s
The plant is sampled with sampling time T s = 2 sec and a zero order hold is applied at its input. Let us design a YOULA parameterized controller. Analyze the effect of different filters.
The pulse transfer function of the plant is
Let us separate the pulse transfer function into invertible and non-invertible parts. The dead time cannot be inverted. The zero outside the unit circle cannot be inverted either as it would cause unstable behavior between the sampling points. The second zero is supposed to be in the "good" region" considering Fig. 7 . It usually can be cancelled, or if not, it is possible to derive another version of the control algorithm. In the terms of the shift operator z −1 the separation of the pulse transfer function becomes as follows:
(Its static gain has to be 1.) 
The YOULA parameter with the filters is
See some results in Fig. 9 . Figure 9 .
Step response of the discrete control system with the YOULA controller Figure10 demonstrates the course of the discrete control signal for the case of τ m = 14 . Let us note that the plant is continuous, so the output signal is shown also between the sampling instants. Figure 11 shows two cases with big time delay mismatch, when there is no time delay considered in the model (full line) and when the time delay in the model is τ m = 20 (dash-dotted line). Even in these cases the control system remains stable. Example 3.
The continuous non-minimumphase plant is given by the transfer function
The step response of the plant is shown on Fig.12 . This transfer function can be considered as a first-order PADE approximation of the time delay system given by transfer function
. The step response of this system is also shown in the figure.
Let us realize a YOULA parameterized control system, where the model is the approximating time delay model. Let us choose a first-order filter P w = 1 1 + 10s ( ) . In the choice of P w the condition of robustness, T w τ ≥ 0.5 discussed above was taken into consideration.
It is expected, that from relationship 1 − τ m τ < 1.82 ⋅ T w τ acceptable behavior will be reached within mismatch 0.9 < τ m < 19.1 . Be the reference filter also P r = 1 1 + 10s ( ). The YOULA parameter then is Figure 13 shows the reference step response and the disturbance rejection for the nominal model (full line), for the case when the time delay in the model is 1 sec (dash-dotted line), and when the time delay in the model is 15 sec.
It is seen that the control can be designed based on the time delay approximation of the nonminimum phase system, and the robustness considerations can be taken into account in the design of the time constant of the disturbance filter. Step response of a non-minimum phase system and its approximation with time delay. 
Summary
Real processes frequently contain time delay. If e.g. a proportional process contains several time constants it can be approximated by a first order lag and a time delay. Transportation processes also are modelled with time delay. In closed-loop control the controller design methods calculate the parameters of the controller taking into consideration the control specifications and the model of the process. These methods assume an apriori known time delay. But in practical applications time delay uncertainty, i.e. mismatch between the time delay of the process and its model has always to be assumed. Control methods as e.g. PID control or dead beat control are very sensitive to time delay mismatch which may cause instability or bad transient performance. YOULA parameterized controller design provides possibilities for robust performance. It has to be mentioned that other controller design methods are special cases of YOULA parameterization. Therefore robust design of YOULA parameterized controllers was discussed here. It was described how time delay mismatch influences the robustness degradation and the reachable closed-loop performance.
A new necessary and sufficient inequality condition for robust stability is derived for the maximum allowable time-delay mismatch and a simpler sufficient condition is also given for a first and an n-th order reference model.
The relationship of robustness, performance and time-delay uncertainty is represented by a graphical plot helping to make an acceptable compromise between contradictory criteria.
The investigations show that bandwidth higher than the bandwidth of the delay term ( T w < τ ) can be reached only for a considerably lower robustness and at the same time a much more accurate knowledge of the time-delay is necessary. So the acceptable performance domain means T w ≥ τ .
We found that a certain slight overestimation of the time-delay improves the robustness, but a higher overestimation causes considerable robustness degradation again.
Simulation examples demonstrate the effectiveness of the robust design method.
